MX25L80054M/8M-Bit [x1] CMOS SERIAL FLASHThe MX25L8005 is a CMOS 8,388,608 bit serial Flash memory, which is configured as 1,048,576 x 8 internally. The MX25L8005 feature a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus. The three bus signals are a clock input (SCLK), a serial datainput (SI), and a serial data output (SO). SPI access to the device is enabled by CS#input.The MX25L8005 provide sequential read operation on whole chip.After program/erase command is issued, auto program/erase algorithms which program/erase and verify the specified page or byte/sector/block locations will be executed. Program command is executed on page (256 bytes) basis, and erase command is executes on chip or sector (4K-bytes) or block (64K-bytes).To provide user with ease of interface, a status register is included to indicate the status on the chip. The status read command can be issued to detect completion status of program or erase operation via WIP bit.When the device is not in operation and CS# is high, it is put in standby mode and draws less than 50μA DC current.The MX25L8005 utilize MXICS's proprietary memory cell, which reliably stores memory contents even after 100,000 program and erase cycles.
Ελληνικά Απαγορεύεται η αναδημοσίευση, η αναπαραγωγή, ολική, μερική ή περιληπτική του περιεχομένου του παρόντος web site με οποιονδήποτε τρόπο, χωρίς προηγούμενη γραπτή άδεια του κατόχου του InfoGate Technologies. Νόμος 2121/1993 και κανόνες Διεθνούς Δικαίου που ισχύουν στην Ελλάδα.
English You are only authorized to view pages and images of this site.Do not duplicate, publish, modify or otherwise distribute the material on this site unless specifically authorized by InfoGate Technologies to do so. The content on this site is the property of Albanidis Dim. Konstantinos and is protected by GR. and international copyright laws.